




# DIS (14" / 15" / 17") S-Vine<sup>MT</sup> Intel Crescent Bay ULT Platform Block Diagram


PCB 6L STACK UP

LAYER 1 : TOP  
LAYER 2 : SGND  
LAYER 3 : IN1(High)  
LAYER 4 : IN2(Low)  
LAYER 5 : SVCC  
LAYER 6 : BOT








### Processor pull-up (CPU)




[illegible]









## PCH Pull-high/low(CLG)




## PLTRST#(CLG)










## System PWR\_OK(CLG)



# Lynx Point-LP Platform Controller Hub (HDA, JTAG, SATA)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit				
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode					
SDIO_D0 /GPIO66	Top-Block Swap	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)					
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC0 				
HDA_SDO /I2S0_TXD	Flash Descriptor Security Only for Interposer	PWROK	0 = Default (weak pull-down 20K) 1 = Can be Overriden	34 GPIO33_EC 				
GSPI0_MOSI /GPIO86	Boot BIOS Selection	PWROK	<table border="1"><thead><tr><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>LPC SPI(Default)</td></tr></tbody></table>	GNT0#	Boot Location	1	LPC SPI(Default)	
GNT0#	Boot Location							
1	LPC SPI(Default)							
GPIO15	TLS Confidentiality	PWROK	0 = ME Crypto Transport Layer Security cipher suite with no confidentiality(Default) 1 = Intel ME Crypto TLS cipher suite with confidentiality					
DSWVRMEN	Deep Sx Well On-Die Voltage Regulator Enable	ALWAYS	Should be always pull-up	+3V_RTC0 				
				<div>34 PCH_SPI_CS0#_R  PCH_SPI_CS0#_R</div> <div>34 PCH_SPI1_CLK_R  PCH_SPI1_CLK_R</div> <div>34 PCH_SPI1_SI_R  PCH_SPI1_SI_R</div> <div>34 PCH_SPI1_SO_R  PCH_SPI1_SO_R</div>				


HDD (SATA3 6.0Gb/s)

ODD (SATA2 3.0Gb/s)

mSATA / NGFF (SATA4 6Gb/s)




## RTC Clock 32.768KHz




no stuff if use green Clock


## RTC Circuitry(RTC)



## HDA Bus(CLG)




## GPIO Pull UP




Vender	Size	P/N
MXIC	8MB	AKE3EZN0Z00 (MX25L6473EM2I-10G)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023

## 4M SPI ROM Socket



## PCH SPI ROM(CLG)





PROJECT : Y11C Quanta Computer Inc.		
Size Custom	Document Number ULT 6/9(SATA/HDA)	Rev 1A
Date: Wednesday, April 02, 2014		Sheet 7 of 44




Lynx Point-LP Platform Controller Hub  
(HDA, JTAG, SATA)


PCI/USBOC# Pull-up(CLG)





20111130 Modify USB3.0 for HM70




SMBus/Pull-up(CLG)



CLK\_REQ/Strap Pin(CLG)



SMBus/Pull-up(CLG)



**PROJECT : Y11C**  
**Quanta Computer Inc.**



Size Custom Document Number **ULT 7/9 (PCIE/USB/CLK)** Rev 1A

Date: Wednesday, April 02, 2014 Sheet 8 of 44




# Lynx Point-LP Platform Controller Hub (HDA,JTAG,SATA) Haswell (GPIO)

09



## GPIO Pull-up/Pull-down(CLG)


Change R172 Netname



## Close to EC



Model	BOARD_ID[6:5]	BOARD_ID4	BOARD_ID3	BOARD_ID[2:1]	BOARD_ID0
	Reserve	Reserve	Pavillian	00 14"	0 : UMA
			Envy	01 15"	
				10 17"	1 : DIS



6,7,8,10,11,12,13,18,19,20,23,24,25,26,27,28,29,30,31,33,34,39,40,41  
6,7,10,11,25,29,31,32,33,34,36,38,40,43



	DIS	UMA
Stuff	Ra	Rb
NC	Rb	Ra






**PROJECT : Y11C**  
**Quanta Computer Inc.**






Size Custom Document Number **ULT 8/9 (GPIO/MISC)** Rev 1A

NB5

Date: Wednesday, April 02, 2014 Sheet 9 of 44









## DIMM &amp; Footprint 同Joshua提供

M\_B\_DQ[63:0] 3




DDR3-DIMM1\_H=4.0\_RVS  
ddr-ddr3k-20401-tp4b-204p-ruv  
DGMK4000264




DDR3-DIMM1\_H=4.0\_RVS  
ddr-ddr3k-20401-tp4b-204p-ruv  
DGMK4000264

## Local Thermal Sensor

mv可移除




## DDR3L SODIMM ODT GENERATION





## Place these Caps near So-Dimm1.


1uF/10uF 4pcs on each side of connector



## VREF DQ1 M1 Solution




	<b>PROJECT :Y05</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>N15S-GT (PCIe VF) /NVDD</b>	Rev 2A
	Date: Wednesday, April 02, 2014		Sheet 14 of 44





**PROJECT :Y05**  
Quanta Computer Inc.

Size Custom	Document Number <b>N15S-GT (MEMORY/GND)</b>	Rev 2A
Date: Wednesday, April 02, 2014		Sheet 15 of 44




	<b>PROJECT :Y05</b> Quanta Computer Inc.	
	Size Custom	Document Number <b>N15S-GT (DISPLAY)</b>
	Date: Wednesday, April 02, 2014	Rev 2A
Sheet 16 of 44		





	<b>PROJECT :Y05</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>N15S-GT (GPIO/STRAPS)</b>	Rev 2A
	Date: Wednesday, April 02, 2014		Sheet 17 of 44








# **PEX\_IOVDD + PEX\_IOVDDQ = 1.042A**




# **PEX\_PLL\_HVDD + PEX\_SVDD\_3V3 = 143mA**




# **PEX\_PLLVDD = 130mA**



# **Power up sequence**





# **Power down sequence**







N13P-GV2 NVDD HW BOOT Voltage = 0.875V  
VID = 110010



Default: HYNIX






Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Hynix should be 0x3, R440 20K 1%  
Micro Should be 0x4, R440 24.9K 1%  
Samsung Should be 0x5, R440 30.1K 1%




VRAM Configuration Table ROM\_SI

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	QCI P/N	QBC	TOP B/S
0000	DDR3 256Mx16, 64bit, 4Gb,900MHz	...	MT41J256M16HA-093G:E	S-M	AKD5PZSTL01	AKD5PZSTL00
0100	DDR3 256Mx16, 64bit, 4Gb,900MHz	Micron	H5TC4G63AFR-11C	AKD5PGWT500	AKD5PGWTW08	AKD5PGWTW07
0011	DDR3 256Mx16, 64bit, 4Gb,900MHz	HYNIX	4W4G1646D-BC1A			
0101		SAMSUNG				


## GPIO ASSIGNMENTS

GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMMORY VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding




**PROJECT :U82**  
Quanta Computer Inc.


Size Custom	Document Number	Rev
	<b>N14M-GS (GPIO/STRAPS)</b>	<b>2A</b>
Date: Tuesday, April 08, 2014	Sheet 21 of 44	








6.24	PCH_LVDS_BLON	PCH LVDS_BLON	R50	0 4	LVDS_BLON 2136
6.24	PCH_DISP_ON	PCH DISP_ON	R51	0 4	2136_DISP_ON
6.24	PCH_DPST_PWM	PCH DPST_PWM	R36	0 4	2136_DPST_PWM



6,7,8,9,10,11,12,13,18,19,20,24,25,26,27,28,29,30,31,33,34,39,40,41 +3V 

keep 80 Mile Trace

+3V

L11

PB160808T-600Y-N(60,3A)

USING 60R 2A

+3.3V\_Z136\_D

C94

100/6.3V\_5




C95

0.1u/10V/X7R\_4


C46

0.1u/10V/X7R\_4





CLOSE TO Pin22







SWR MODE	LDO MODE
Stuff L8	Stuff R86



## LID Switch




For EDP Only: stuff Cap  
For LVDS only stuff Resistor




**LVDS Conn.**

24





For LVDS Only: stuff Ra,Rb,Rc



For EDP Only: stuff Rd,Re,Rf




For EDP Only: stuff






**PROJECT : Y11C**  
Quanta Computer Inc.

Size Custom	Document Number <b>LCD CONN/LID/CAM/D-MIC</b>
Date: Monday, April 07, 2014	Sheet 24 of 44



**For Pavilion 15" Subwoofer(Reserve)**  
**For Envy14"" Subwoofer**






For GbE

- \* Place Cc,Cd,Ce,Cf,C232 close to each VDD10 pin-- 3, 22, 8 , 30

For 10/100 NA Ce,Cf  
 \* Place Ce , Cf ,C250  
 close to each VDD10 pin-- 8, 30 only,



For GbE

- \* Place Cf close to each VDD10 pin-- 22 (reserve)


\* Place  $C_g$  close to each VDD10 pin-- 30 (reserve)

For 10/100


- \* Stuff Cb and Ce only, close to each VDD33 pin-- 23, 32

For GIGA

- \* Stuff Ca and Cb only, close to each VDD33 pin-- 11, 32






\* Place Cc and Cd close to each VDD33 pin-- 23




For GIGA  
Stuff Cc,Cd

For 10/100  
NA: Cc, Cd


**Remove For Not Using SWR mode**



For Giga :  $U_6 + U_7$   
For 10/100 :  $U_6$




Reserve for EMI



SP1	SD D1	
SP2	SD D0	MS D0
SP3	SD CLK	MS D1
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS

## Share Pin

SD / MMC




**Close to chip pin**

SI modify

Close to chip pin

CLOSE CONN




**CARD READER**

CN15

R6x Type

## Thermal Nut



**Reserve C8739 for ESD**  
**R339 change to 64.9K**

**NGFF NUT**

H20  
H-TC177BC197D102P2

H22  
\*H-TC236BC102D102P2




**PROJECT : Y11C**  
Quanta Computer Inc.


Size Custom	Document Number <b>CR RTS5237 &amp; HOLE</b>
----------------	---

Date: Wednesday, April 02, 2014 Sheet 28 of 44


# Power Button Connector




# Touch Pad Connector







# KEYBOARD Con.



# KEYBOARD PULL-UP






# FAN





# HDD



## SATA HDD Connector(Cable type) 15.6"





## SATA ODD CONNECTOR

### 14" SATA ODD

Bypass CAP close conn



### 15" SATA ODD



High : ODD power down  
Low : ODD power on


**PROJECT : Y11C**  
**Quanta Computer Inc.**

Size Custom	Document Number	Rev 1A
HDMI		
Date: Wednesday, April 02, 2014	Sheet 30 of 44	


## TPM (1.2)

Address


	<b>BADD</b>
<b>HIGH</b>	<b>4EH/4F</b> (default)




## Accelerometer Sensor




## Touch screen



## Fingerprint Conn





## Green CLK Circuitry



## USB 3.0


## USB 3.0



for Envy SKU stuff

IC current limit is 2A

Ios = 48000/RILIM0



150 mils (Iout=3.7A)

U27

VIN1 OUT3

VBI2 OUT2

EN OUT1

GND OC

UP7534BRAS-20

Active Low

+5V USBP0

C764

100uF/16V

For Envy SKU stuff

SI...Change C764 footprint..12/13









## Right-Side USB3.0 Re-Driver

AEQ 9.5db / ADE 3.5db

BEO 13db / BDE 5db / REXT 5.36K

A_EQ1	A_EQ0		A_DE1	A_DE0	
B_EQ1	B_EQ0		B_DE1	B_DE0	
0	0	9.5dB	0	0	3.5dB
0	1	13dB	0	1	no de-emphasis
1	0	4.5dB	1	0	2.7dB
1	1	7.5dB	1	1	5dB

TST : Low = Normal LFPS swing / Hight =Turn down LFPS swing



B EQ0	R356		4.7K 4
B EQ1	R361		*4.7K 4
B DE0	R360		4.7K 4
B DE1	R363		4.7K 4
A EQ0	R357		*4.7K 4
A EQ1	R362		*4.7K 4
A DE0	R359		*4.7K 4
A DE1	R358		*4.7K 4



TST R364 . . . \*4.7K 4

From HOST


## USB3.0 Re-driver

**To Connector**








**For EMI Suggestion**




### Support Wake Function(Reserve)



## NGFF-SSD




**need setting**







## DC/DC +3VS5/+5VS5




## MV Change




## MV Change



USB Charge Support	Ra	Rb
VINE (No support)	Stuff	NA
ENVY (Support)	NA	Stuff








+1.35VSUS [2,4,12,13,29]

	<b>PROJECT : Y02</b>		
	<b>Quanta Computer Inc.</b>		
	Size Custom	Document Number	Rev 1A
	Date: Wednesday, April 02, 2014	Sheet 37 of 44	



+VIN [24,26,29,30,35,36,37,39,40,41,42,43]  
+3VS5 [6,7,9,10,11,25,29,32,33,36,40,43]  
+5VS5 [13,25,29,32,36,37,39,40,41,42,43]





[6,7,8,9,10,11,12,13,14,17,18,23,24,25,26,27,28,29,30,31,33,34,39,41] +3V  
 [24,25,26,29,30,31,32,33] +5V  
 [24,26,29,30,35,36,37,38,39,41,42,43] +VIN  
 [6,7,9,10,11,25,29,32,33,36,38,43] +3VS5  
 [13,25,29,32,36,37,38,39,41,42,43] +5VS5  
 [27,31] +3VLANVCC




**PROJECT :U83**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>Dis-charge IC (SLG55448)</b>	Rev 1A
Date: Wednesday, April 02, 2014	Sheet 40 of 44	

VGA TYPE	MOSFET
N15S-GX (25W)	1H1L
N15P-GT (35W)	2H2L

VGA TYPE	Ca, Cb
N15S-GX (25W)	No stuff
N15P-GT (35W)	Stuff






## MV Change



**PROJECT :U83**  
Quanta Computer Inc.

Size Custom	Document Number +VGACORE (RT8813A)	Rev 1A
Date:	Wednesday, April 02, 2014	Sheet 41 of 44





Battery Connector	Pavillion	ENVY
14"	DFAD08MR063	DFAD08MR064
15"	DFAD08MR065	DFAD08MR066
17"	DFFC20FR081	DFFC20FR081

USB Charge Support	PR185	PR184
Pavillion	Stuff	NA
ENVY (USB charge)	NA	Stuff

UMA	Disable Page 41 、 42 、 43 ,but keep below location
Page 41	PC161 、 PC162
Page 42	PC138 、 PC144 、 PC4 、 PC148
Page 43	PC84 、 PC102 、 PC88 、 PC97 、 PC40 、 PC33

Discrete	Location	Part Number
N15S (25W)	PR155	CS29532FB10
	PC151 、 PC160	NA
	PQ21 、 PQ23 、 PQ25 、 PQ28	NA
N15P (35W)	PR155	CS31242FB13
	PC151 、 PC160	Stuff
	PQ21 、 PQ23 、 PQ25 、 PQ28	Stuff

Title			
<Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date:	Wednesday, April 02, 2014	Sheet	44 of 44